zhangengru/tracy
1
0
Fork 0
mirror of https://github.com/wolfpld/tracy.git synced 2025-03-20 07:40:02 +08:00
Code Issues Projects Wiki Activity

Update to current uops.info xml file.

Browse Source 
This updates ZEN3 and adds Tiger Lake.
This commit is contained in:
Bartosz Taudul
2021-04-01 18:46:00 +02:00
parent da29ec975b
commit 450013bc27
2 changed files with 119259 additions and 102032 deletions
Download Patch File Download Diff File Expand all files Collapse all files
server/TracyMicroArchitecture.cpp
+119257 -102031
View File
File diff suppressed because one or more lines are too long
server/TracySourceView.cpp
+2 -1
View File
@@ -48,9 +48,10 @@ static constexpr MicroArchUx s_uArchUx[] = {
{ "Cannon Lake", "Core i3-8121U", "CNL" },
{ "Ice Lake", "Core i5-1035G1", "ICL" },
{ "Cascade Lake", "Core i9-10980XE", "CLX" },
{ "Tiger Lake", "Core i7-1165G7", "TGL" },
{ "AMD Zen+", "Ryzen 5 2600", "ZEN+" },
{ "AMD Zen 2", "Ryzen 7 3700X", "ZEN2" },
{ "AMD Zen 3", "Ryzen 9 5950X", "ZEN3" },
{ "AMD Zen 3", "Ryzen 5 5600X", "ZEN3" },
};
static constexpr const char* s_regNameX86[] = {